

New and Upcoming Power Related Challenges

Instructor: Steve Sandler

Steve@Picotest.com



Better Products Through Better Test

And Just a Bit About Steve



- 40+ Years Experience (1977-present)
- AEi Systems – Founder and CTO (1995-)
- Picotest – Founder and Managing Director (2010-)
- Test Engineer of the Year (2012-2014)
- Experience: Space Shuttle, Space Station, GPS, Large Hadron Collider and many other military and commercial projects
- Primarily focused on RF, Analog, and Distributed Power Systems

I enjoy writing



lecturing



lab time



making pizza



Outline

Architecture

As power levels increase, the multi-phase buck solution loses steam. Newer topologies are being considered and that means new models and design techniques

Model Development

Manufacturers are sharing less component details, considering these “secret sauce”. Much of the data that IS published is incorrect, meaning more measurement by the power designers



Measurement

In addition to the measurements needed for model creation, PDN impedance has fallen below $100\mu\Omega$ creating new challenges and requiring new test adapters, cables and amplifiers

Power is On the Rise


In the higher power markets power rails are reaching 1,000 Amps requiring much of the available real estate, even at $\geq 1\text{kW/in}^3$

In the portable market they are more highly integrated and more numerous than ever




Breeding New Topologies


Multi-Phase Buck



Resonant “Factorized” (Vicor)



New Proposals



Valley-switched current-fed push-push
Sandler, DesignCon 2018

Others including Cuk Buck part 2??



440W/in³





3800W/in³

Breeding New Measurement Methods

5V to 3.3P POL
(Simple Switcher Step-Down Buck
Regulator)

https://www.picotest.com/products_VRTS03.html


<http://www.ti.com/product/lmr10515>



| | Bode Plot | NISM |
|----------|-----------|-----------|
| Measured | 50.26 deg | 50.51 deg |


Now available for VNA's from many manufacturers and soon to come to the Keysight ADS simulator

Sometimes EXTREME Methods




Enclosed USB-C Adapter/Cable


Cable TDR De-Embed



5.9V



9V




Extracted Internal Impedance
Reconstructed Bode Plot

Target Impedance at sub-milliOhms


Even budgeting 5% of operating voltage to transients and limiting dynamic current to 50% results in ultra-low target impedance.

$$Z_{target} = \frac{0.7V \cdot 5\%}{1000A \cdot 50\%} = \frac{35mV}{500A} = 70\mu\Omega$$




$35 \mu\Omega$ PDN

Output Impedance Characteristic Measured vs. Modeled
Rout = 35uΩ, Lout = 350pH and R_Load 140A (Resistive)



Low Z Measurement Circuit



The power rail includes noise due to switching ripple, load dynamics, switching frequency modulation noise and other system generated noise.

This noise is seen by VNA Port 2.

Cable Parameters

Var Eqn
VAR
VAR1
 K=0.98613
 Lc=60

J2102B Isolator Parameters


Var Eqn
VAR
VAR2
 Kiso=0.99993
 Liso=0.32

Power Rail Impedance Error Terms

$$V_{measured} = 0.223 \cdot \sqrt{e^{0.2306 \cdot \text{dBm}}} \cdot \left[\frac{DUT}{DUT + \frac{R_{port}}{2}} + \frac{1}{\text{CMRR}} \cdot \frac{R_{shield_1}}{R_{shield_1} + R_{port}} + \frac{1}{10^{\frac{\text{Noise_Floor}}{20}}} \right] + \underbrace{PDN_V_{noise}}_{\text{Error (Noise)}}$$

We have control over


We do NOT have control over




Performing this measurement required Picotest to:

- Add a source power amplifier
- Design a better isolator
- Develop better cables
- Develop accurate measurement standards for verification

33 $\mu\Omega$ with verification



The combined error of the current source, voltmeter and VNA are less than 1.5%.






The diagram illustrates a DC/DC Converter block. An input signal (light green arrow) enters the block from the left. The block is labeled "DC/DC Converter". An output signal (light green arrow) exits the block to the right, labeled Z_{out} . A green curved arrow labeled "Power Supply Rejection Ratio" connects the input to the output. A blue curved arrow labeled "Feedback Compensation" connects the output back to the input.


$$Ri \cong \frac{\Delta V_{comp}}{\Delta I_o}$$

Multi-Domain Simulation Results


State Space Hybrid Model - LM25116



Simulated and Measured Ripple





Multi Domain Simulation Results (Vicor VTM)



Vicor VTM Also Requires Beat Assessment

Applying Harmonic Balance to assess the beat frequency noise



GaN Challenges

dV/dt 300kV/us at 600V




Tektronix solved the dV/dt measurement challenge with their near-infinite CMRR optical IsoVu probe




What about measuring current?

Scope to SPICE and Synthesized Optimization



| | | | |
|-----------------|-----------|-----------------|----------|
| Q | 1.117 | Q | 1.65 |
| Phase Margin | 47.42 Deg | Phase Margin | 33.6 Deg |
| L | 75uH | L | 65uH |
| C | .024uF | C | .025uF |
| fo | 115kHz | fo | 120kHz |
| f1 | 70kHz | f1 | 105kHz |
| Zo | 55.9Ω | Zo | 49.7Ω |
| Zpk | 62.4 | Zpk | 82.0Ω |
| Worst Case Vpp* | 39.7mV | Worst Case Vpp* | 52mV |



Large Signal ASIC Emulation


Higher power ASICs also require higher power in-socket loads.

Heat flux of $>10\text{W}/\text{mm}^2$ is a challenge

Desired DC current $>750\text{Amps}$

Desired slew rate of $>10\text{kA}/\mu\text{s}$

We are just beginning our development



- 

