



Co-Design of RF Chips and Modules for RF Solution

Liang Jiang
Product Engagement Engineer

cādence[®]


Outline

Introduction




New System-Level Solution for RF Design

Example


System Design Enablement (SDE).




How is RF Design Evolving?



- 10 years ago
 - RF designs smaller in size and complexity
 - Majority of design effort in electrical design
 - Because of the physical design simplicity, minimal verification needed a small portion of design time
- Today
 - Overall RF design effort larger
 - Verification has dramatically increased as part of the flow and in some flows is a larger effort than the RF design itself
- RF design complexity is rapidly outpacing traditional, disjointed design flows
- Market is rapidly expanding: 5G (24-40GHz), automotive (77-81 GHz)
- Module content is increasing: 5-6 technologies (CMOS, SOI, GaAs, GaN, SMD, laminate, package). With BAW, SAW, and FBAR filters, up to 20 ICs in an RF module
- Reduced packaging size does not allow for traditional RF type design flow



How is Advanced Packaging Evolving?



PCB Style Design Flows

IC Style Design Flows

Multi-Chip Module (MCM)

**System in a Package (SiP)
RF Module**

Heterogeneous Integration

1970

2005

Now

Future

Aerospace & Defense

*Integration of III-V devices with focus on reliability.
Goal: Reduce the size/weight of the PCB by integrating bare, un-package dies into a single design*

Smart Phones

*Provide self-contained analog/RF systems/subsystems in a single package.
Goal: Simplify the PCB-level requirements by integrating multiple bare die in a in a reduced form-factor required to fit into handheld commercial devices.*

2.5D & 3D IC


Three-dimensional stacking for memory and CMOS image sensors. Processor with 3D memory stacks, integrated on a silicon interposer

Disaggregated SoC

Alternative to Moore's Law and dimensional scaling of a single device. Leverage design re-use paradigm that drove SoC with blocks built from varying nodes, integrating them on a single device.

cadence®

Existing Design Flow



- Different design teams still use disparate EDA tools for various design aspects of electronic products
- Fragmented design flows are unable to meet new challenges:
 - Increased system complexity
 - Increased circuit complexity
 - More stringent bandwidth requirements
 - Reduced operating power requirements
 - Shrinking device sizes
 - Greater process complexity
 - Evolving packaging and manufacturing requirements
 - Product size restrictions
 - Mounting costs
- Different portions of these extremely complex designs interact with one another and need more than the usual time for verification


Outline

Introduction

New System-Level Solution for RF Design


Example

SDE...Bridging Analog/RF IC Platform to Advanced Packaging Solutions to Support Multi-Chip(PDK) Designs




Cadence Solutions

Virtuoso System Design Platform



Virtuoso System Design Platform

Extending IC Design Into System Design



Primary Flows

Implementation

(Top-down)

- ✓ Capture and manage system/package level devices and connectivity from schematic editor to package technologies
- ✓ Automatic library generation for package-level devices
- ✓ Die exchange flow with LVL
- ✓ Support for LVS, BOM, and project archiving



Analysis

(Bottom-up)

- ✓ Import system-level connectivity and layout parasitic data into Schematic Editor for “system aware” IC design
- ✓ Intelligent n-port S-parameter and RLGC models to streamline testbench-ready schematic creation


Implementation Flow

- Seamless die exchange between IC and package
 - Create die footprint (Allegro format) and schematic symbol (Virtuoso SE format) from IC layout in Virtuoso LS based on new “chips” view
 - Supports exchange of top metal (RDL) routing
 - Includes co-design flow with layout vs. layout checking
- Single “golden” schematic for implementation and analysis
 - Native netlist data for Allegro used for bi-directional flow between Virtuoso and Allegro technologies
 - Additional package/board-level properties inserted with part table file (PTF) support to support full documentation (BOM, etc.)
 - Package-level layout vs schematic (LVS) checking
- Cross-platform layout constraint synchronization
 - Synchronization of Virtuoso SE and Allegro constraint managers




Implementation Flow

- Virtuoso Multi-Tech (VMT) framework
 - Includes all VSDP capabilities
 - Includes OA \leftrightarrow SIP
 - Enablement for future “system-level” flows
 - 2.5D & 3D IC, Photonics, etc.
- Additional multi-die capabilities available
 - Package/module-level layout capabilities provided in Virtuoso Layout Suite EXL
 - All angle component placement
 - Copper pour with auto-voiding
 - Wire-bonding
 - “Edit in concert” chip and package co-design capability
 - Simultaneous editing of IC layout(s) and package layout



Analysis Flow

- Tight integration between PCB/package layout databases and Sigrity™ PowerSI® 3D EM extraction engine
 - Supports partial/full nets, groupings and device-level modeling
 - Generates “smart” n-port with direct pin mapping and eliminates double-counting of discrete devices
 - S-parameters and RLGC
- Automatically create extracted views that include the layout parasitics from package and PCB
 - Automatic schematic generation/update (golden source schematic) with layout parasitics from package/board
- System-level, layout parasitic aware testbench creation
 - GUI-based method and streamlined binding, simplifies testbench creation
- Multi-technology netlist extraction into Virtuoso ADE
 - Eliminates issues with potential model collisions and netlisting procedures (namespace conflicts) across different PDKs





```

INFO: nport=10, nfreq=3711
DATE: "Thu Oct 9 10:38:05 2014"

Port 1 = COMP-1
Port 2 = COMP-2
Port 3 = COMP-3
Port 4 = COMP-4
Port 5 = COMP-5
Port 6 = COMP-6
Port 7 = COMP-7
Port 8 = COMP-8
Port 9 = COMP-9
Port 10 = COMP-10


# PKZ 5 RI R 50
freq re511 im511 re512 im512 re513 im513 re514 im514
100 0.007113300793218 -0.0046412217637205 0.00246225018
-3.36928362466211e-05 0.000207447785725018 -6.47685952
0.00366212745307316 0.01957733997952 -0.00146641612400
0.00246226181888981 0.0338331899157686 0.9926091015926
-7.70558398412114e-05 0.00051250804330295 -0.00012246
0.00735379602064026 0.0398357069131747 -0.0031015351802
0.000207447785725018 0.000207447785725018 0.000207447785725018

```




Analysis Flow

- Integrated field-solvers with Virtuoso Layout Suite for on-chip and off-chip device-level modeling
 - Includes automatic annotation to Virtuoso Schematic Editor
 - Quasi-static, Full-wave FEM and hybrid solvers
 - Cadence AXIEM MoM solver



Package Layout


- Architected as a package/module design solution
 - Correct-by-construction with real-time DRC
 - Incredibly flexible connectivity use-model
 - Schematic and/or table and/or spreadsheet
 - Connectivity on-the-fly
 - Technology file-driven package substrate style stack-up
 - Unlimited substrate material types
 - Laminates, Ceramics, Glass, Flex, etc
 - True die model, die-stack editor, embedded devices, cavities, all package/module substrate materials supported
 - Industry leading wire-bonding
 - True 3D profiles, 3D overlap checking, multi-die/multi-tier, plating tails/bars, etch-back
 - Advanced package-specific push/shove and automatic routing styles
 - Radial, all angle, flip-chip
 - Package-specific checking and reporting
 - BGA ball-maps, bond wire diagrams
 - PCB & IC manufacturing outputs
 - IPC-2581, Gerber, GDSII, etc.




Integrated 3D EM Modeling

- Technologies for 3D EM, signal integrity and power delivery modeling
 - ✓ Extraction with hybrid solver, quasi-static, and full-wave 3D-EM engines
 - ✓ Able to address the broadest range of single or multi-die packages
 - ✓ Power-aware signal integrity analysis
 - ✓ Advanced multi-gigabit channel analysis
 - ✓ Industry-leading IBIS-AMI modeling support


EM Extraction




SI & PI Simulation



Schematic Interface



Virtuoso 18.1 Flow



Outline


Introduction

New System-Level Solution for RF Design

Example


System Description

- RF front-end module @ 2.4GHz consisting of
 - 45nm CMOS LNA (Low-noise amplifier)
 - 90nm CMOS PMIC (Power management integrated circuit)
 - 1um GaAs HBT MMIC power amplifier
 - Off chip SPDT switches, baluns and passives
- 8-layer laminate SIP




Create Hierarchical System-Level Schematic

- Assign a project to have access to board libraries
 - Shared footprints and models with Cadence SiP Layout
- SiP-level components
 - Can import from Allegro library
 - Simulation models included for easy simulation setup
 - Part Table files enable seamless property mapping




Testbench Symbol Auto-Creation

- Auto-generated schematic may have huge number of nets and ports
- Need efficient method to create smaller symbol for simulation purposes
- Create Testbench Symbol allows user control of pins for simulation symbol



Creation of Configuration Views Using the Hierarchy Editor

- Use familiar Hierarchy Editor to control simulation views
- Package components have multiple simulation views
 - Spectre® for ideal primitives
 - sparamModel for imported s-parameter models
 - Schematic for SiP design schematics




Virtuoso ADE Explorer/Assembler Simulations

- Rely on standard simulation tools to run system simulations
- No new netlisters or tools needed
- Standard measurements and signal post-processing work
 - Available MATLAB interface functionality for system-level measurements

The screenshot shows the Virtuoso ADE Assembler Editing window for a project named 'pkg_golden pkg_sch_golden_tb maestro'. The 'Outputs Setup' tab is active, displaying a table of 19 rows of simulation tests. The table columns are Test, Name, Type, Details, EvalType, and Pt. The tests include various ACPR, harmonic, and compression measurements.

Test	Name	Type	Details	EvalType	Pt
pkg_golden:pkg_sch_golden_tb:1	ACPR psd /vout	expr	db10(psd(b(rms(real(harmonic(...	point	
pkg_golden:pkg_sch_golden_tb:1	ACPR low	expr	_spectreiAcpr(psd(b(rms(real(h...	point	
pkg_golden:pkg_sch_golden_tb:1	ACPR high	expr	_spectreiAcpr(psd(b(rms(real(h...	point	
pkg_golden:pkg_sch_golden_tb:1	ACPR psd /vin	expr	db10(psd(b(rms(real(harmonic(...	point	
pkg_golden:pkg_sch_golden_tb:1	h=1; v /vout; envlp re(V)	expr	real(harmonic(v) /vout" ?result "	point	
pkg_golden:pkg_sch_golden_tb:1	h=1; v /vout; envlp im(V)	expr	imag(harmonic(v) /vout" ?result...	point	
pkg_golden:pkg_sch_golden_tb:1	p(PORT0r (/vout /VSS)) h=1; hb dBmP	expr	dbm(pvr(hb " /vout" "/VSS" 50.0 ...	point	
pkg_golden:pkg_sch_golden_tb:1	100.*(p(PORT0r (/vout /VSS))-p(PORT2/PLUS (/vin /VSS)))/Pd(1) hb P/P	expr	((100.0 * harmonic(lett((vn (v"/...	point	
pkg_golden:pkg_sch_golden_tb:1	(p(PORT0r (/vout /VSS)) h=1)/p(PORT2/PLUS (/vin /VSS)) h=1) hb mag(P/P)	expr	(pvr(hb " /vout" "/VSS" 50.0 {1}) ...	point	
pkg_golden:pkg_sch_golden_tb:1	compressionCurves	expr	compressionVRI(Curves((v) /vout...	point	
pkg_golden:pkg_sch_golden_tb:1	Input Referred 1dB Compression Point	expr	compressionVRI((v) /vout" ?resu...	point	
pkg_golden:pkg_sch_golden_tb:1	1st Order freq	expr	"cadar(setof(x harmonicFreqList...	point	
pkg_golden:pkg_sch_golden_tb:1	Output Referred 1dB Compression Point	expr	compressionVRI((v) /vout" ?resu...	point	
pkg_golden:pkg_sch_golden_tb:1	S13 dB20	expr	db(spm('sp 1 3))	point	
pkg_golden:pkg_sch_golden_tb:1	S11 dB20	expr	db(spm('sp 1 1))	point	
pkg_golden:pkg_sch_golden_tb:1	S33 dB20	expr	db(spm('sp 3 3))	point	
pkg_golden:pkg_sch_golden_tb:1	/PORT2/PLUS	signal	/PORT2/PLUS	point	
pkg_golden:pkg_sch_golden_tb:1	/V6/PLUS	signal	/V6/PLUS	point	


Pre-Layout Simulation Performance of the PA



Small signal gain \approx 19dB


Virtuoso System Design Platform – Extracted View Creation Assistant

- Assistant used to guide creation of extracted view
- Parasitics extracted directly from package/module layout
 - Board-level extraction also supported
 - Direct 3D-EM modeling based on Sigrity technology
 - Third-party models supported
- Provide a list of s-parameter files and the SiP file
- Provide target lib/cell/view
- New schematic automatically generated with system-level layout parasitics




Enabling the Extracted View in the Testbench Configuration

- Extracted view simulation uses same config view
- Hierarchy Editor used to select new extracted view
- No change to testbench needed
- Flow familiar to users of Quantus™ extracted views




Virtuoso ADE Simulation with Package Layout Parasitics



~3.5dB loss due to package-level layout parasitics
Significant reduction in effective filter order

Visual Display of S-Parameter Models on the Golden Schematic

- Functionality aids in debugging simulation data
- Provides visual identifiers on schematic of which nets in extracted view have parasitics
- Provides listing of all s-parameter files used in the extracted view



cā dence[®]

© 2018 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.