

Synchronizing high-speed data converters and digitizers, the benefit of daisy chaining

April, 2nd 2019 Marc.Stackler@Teledyne.com





Summary

- 1. Application
- 2. Synchronization Definition, Challenges & Current Solution
- 3. Daisy Chaining Synchronization Solution
 - 1. Data Converters
 - 2. Digitizers

4. Benefit & Limitations





Beamforming

Single Elements Transmit/Receive

Electronic Design Innovation Conference 由子设计创新大会

- One element illumates a large swath
- + Increased interference between units (noise)





- Same signal with dynamically controlled phase/gain generated by each element
- + Interference between elements outputs/inputs enables beamforming
- Facilitate interference cancellation between units (noise)
- + Synchronization between elements mandatory



Application



Telecom systems

- + 4G, LTE, 5G Network
- + Massive MIMO
- + Satellite based Telecom (constellation and their ground station

Electronic Design Innovation Conference 电子设计创新大会

+ Telecom Test Equipment

Radar systems

Wideband Radar +





April 1-3, 2019

Beijing, China

Synchronization Definition

Everywhereyoulook"

+ The clock signal is the time reference and time aligned at the input of all systems

ED

Electronic Design Innovation Conference 电子设计创新大会

+ Two systems are synchronous when they sample data on the same clock edge and the data are aligned at the output of all systems



April 1-3, 2019

Beijing, China

Synchronization is not automatic

+ Data converters and digitizers are complex system involving advanced time and clocking circuits implementing dividers, DLLS, PLLs, ...

Electronic Design Innovation Conference 电子设计创新大会

+ At power-on these time and clocking circuits start in an undeterministic state, a start is needed to bring them into a deterministic state



Two possible cases depending on the power-on leading to an undeterministic start.
When looking at the output of two dividers in two identical system, there are no guarantee that they will start similarly



April 1-3, 2019

Beijing, China

April 1-3, 2019 China National Convention Center Beijing, China

Traditional Solution 1

+ A synchronization (or start) signal, generally a pulse or a low frequency clock, is propagated to the different systems that needs to be synchronized

ED

Electronic Design Innovation Conference 电子设计创新大会

+ Timing on this signal are very constrained as they need to arrive at the same time (within one clock cycle) on all systems to synchronize



- + Complex timing constraints
- + All calibration process to redo at every power-up or loss of synchronization
- Difficult to implement on large scale or through backplane

Traditional Solution 2

+ Specific calibration data are propagated through all the systems with similar timings

ED

Electronic Design Innovation Conference 电子设计创新大会

+ By comparing the timing of these known data, the systems can be calibrated to achieve synchronize



- + High SWAP-C impact
- + Complex timing constraints
- + Switch degrade RF performance
- All calibration process to redo at every power-up or loss of synchronization
- Difficult to implement on large scale or on backplane implementation



April 1-3, 2019

Beijing, China

Meta-stability challenge

+ Meta-stability occurs when a digital signal changes state close to the clock edge that captures it

ED

Electronic Design Innovation Conference 电子设计创新大会

+ When meta-stability occurs, the output can update to the new state randomly at the right clock cycle or the following one leading to undeterministic timing



+ At low speed, the clock period is large with regards to the meta-stability zone. However when the clock frequency increases, meta-stability zone is a non-negligible time and needs to be cared for



April 1-3, 2019

Beijing, China

+ A synchronization signal is propagated from system to system through a daisy chain implementation

ED

Electronic Design Innovation Conference 电子设计创新大会

 Meta-stability detection and/or avoidance solution are implemented in the data converter and digitizer



- No or few timing constraints on the synchronization signal
- + Synchronization training to be done once per layout (no production calibration needed)
- + Support large scale and backplane implementation

April 1-3, 2019

Beijing, China

- + Example with Teledyne e2v latest high-speed ADC, the EV12AQ600
- + ADC 12-bits, 6.4GSps single, 3.2GSps dual, 1.6GSps quad-channel

Characteristics

+ Capability for single, dual, quad-channel operation:

Dynamically configurable in 1, 2 or 4 channel Unique analog input cross-point switch

- + Bandwidth: Analog input bandwidth above 6.5GHz
- + Step response: 115ps

Evervwhere**vou**look"

- + **Consumption:** 1.6W/channel (6.4W total)
- + Input: 1 Vpp differential into 100Ω
- + **Output:** 8 ESIstream serial interface at 12.8Gbps
- + Package: CBGA323 (16x16mm, Pitch 0.8mm)

Applications

- + Ultra Wideband Satellite Digital Receiver
- + Broadband Telecommunication System
- + High Speed Data Acquisition
- + Automatic Test Equipment
- + High Speed Test Instrumentation
- + Wideband SAR system
- + Radar system (weather, traffic surveillance, ...)







- + Example with Teledyne e2v latest high-speed ADC, the EV12AQ600
- + 8 channels at 1.6Gsps synchronized



ED

Electronic Design Innovation Conference 电子设计创新大会





- + Example with Teledyne e2v latest high-speed ADC, the EV12AQ600
- + 8 channels at 1.6Gsps synchronized



ED

Electronic Design Innovation Conference 电子设计创新大会



April 1-3, 2019

Beijing, China

- + Example with Teledyne e2v latest high-speed ADC, the EV12AQ600
- + 8 channels at 1.6Gsps synchronized

4000

ELEDYNE C2V

Everywhereyoulook"

+ After the training, the two ADC are synchronized and it is repeatable over power cycle and synchronization cycle

+ Stability of the synchronization validated up to +125°C

1888888888888 3500 - 200 -800⁰9t 3000 Amplitude Cores perfectly aligned and synchronized 2500 2000 1500 1000 9999988 _ 999 000000,000 یہو۔ وہودومور 500 -10n 15n 25n 30n 50n 0 5n 20n 35n 40n 45n Time (s)



- + Green signal: data from ADC1 core C
- + Black signal: data from ADC2 core C
- + Analog input square wave





ED

Electronic Design Innovation Conference 电子设计创新大会

- + Example with Teledyne SP devices latest digitizer, the ADQ8
- + Digitizer 10-bits, 1GSps, 8-channel

Characteristics

- + 10-bit vertical resolution
- + 8 channels with 1 GSPS / channel
- + DC 250 MHz
- + DRAM: 1 Gbyte
- + PXIe Gen 2x8; 2 slots
- + Open FPGA architecture
- + Superior timing engine
 - + 52ns re-arm time
 - + 25ps Trigger time-resolution

Applications

- + Ultrasound applications
- + Non-destructive testing
- + Wireless communication
- + Time-of-flight
- + Particle physics
- + Semiconductor test
- + ATE
- + Quantum technology



April 1-3, 2019 China National Convention Center Beijing, China

- + Example with Teledyne SP devices latest digitizer, the ADQ8
- + Digitizer 10-bits, 1GSps, 8-channel





ED

Electronic Design Innovation Conference 电子设计创新大会



April 1-3, 2019

Beijing, China

- + Example with Teledyne SP devices latest digitizer, the ADQ8
- + 64 channels at 1Gsps synchronized





F

Electronic Design Innovation Conference 电子设计创新大会 April 1-3, 2019

Beijing, China

Benefit & Limitation

Electronic Design Innovation Conference 电子设计创新大会

- One training per design thanks to meta-stability detection and/or avoidance solution
- Support large scale system including backplane connection
- + SWAP-C savings and less complexity compared to traditional solutions

- Constrained timings on the clock signals. As the clock is the time reference of the system, this is always the case for deterministic application. Specific solutions exist to align clocks
- + Constrained timings on the input signals. Specific solutions exist to align the input signal



April 1-3, 2019

Beijing, China



Thank you





Visit us in booth 214